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Abstract
This extended abstract presents further results from the
word-length optimization system Right-Size described at
FCCM 2003. The system is used to quantify the compile-
time specialization savings made possible through unfold-
ing a polynomial evaluation architecture.
1. Introduction
A general system for word-length optimization of non-
linear systems was introduced at FCCM 2003 [1], and ex-
emplified through the design of least-mean-square adaptive
filters. This extended abstract presents some further results
from the Right-Size system relating to word-length opti-
mization of polynomial evaluation schemes, typically used
to approximate to elementary and composite functions in
hardware design [2].
In particular, the efficient design of folded polyno-
mial architectures is explored. These architectures, de-
scribed in [4], allow a controlled throughput/area tradeoff
by reusing portions of the architecture to perform multiple
operations over several different clock cycles.
Although there are many existing schemes for polyno-
mial evaluation [3], to our knowledge, the circuit area im-
plications of roundoff error toleration have not been sig-
nificantly explored for any of these schemes. In addi-
tion, folded polynomial evaluation forms an interesting case
study for word-length optimization, as the more resource
sharing there is, the less specialized each resource can be,
leading to an area overhead for folded architectures which
has not previously been studied.
This abstract therefore makes the following novel contri-
butions:
 to our knowledge, the first description of the applica-
tion of word-length optimization techniques to polyno-
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Figure 1. General structure of a folded poly-
nomial evaluation architecture. The dashed
lines represent pipeline stages.
mial evaluation schemes.
 the first quantification of the area savings possible
due to tolerable round-off errors through increased
compile-time specialization of polynomial evaluation
circuitry.
2. Folded Polynomial Evaluation
A diagram showing the general form of a folded poly-
nomial evaluation architecture is shown in Fig. 1. This ar-
chitecture, adapted from [4], is capable of producing one
 th order polynomial evaluation every      cycles
and each ROM contains    , entries where  is an
unfolding factor.
Clearly as  increases, the degree of specialization in-
creases, as the number entries in each ROM is reduced.
While for any folded architecture, the multipliers are gen-
eral, rather than constant-coefficient multipliers, this in-
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creasing degree of specialization can have significant im-
plications on reducing the number of ‘guard’ bits required
to achieve a faithfully rounded result.
3. Nonlinear Modelling
The Right-Size tool described in [1] requires each node
to compute be a differentiable function of its inputs, and
uses signal-to-noise ratio at the system output as a metric of
signal quality.
While the addition and multiplication nodes in Fig. 1 are
differentiable, the ROM nodes are not. Thus we merge the
ROMs and the counter driving the ROMs into a single zero-
input node for modelling in Right-Size, avoiding the prob-
lem. This is possible because we do not aim to optimize the
precision required on the ROM address bus.
On the output side, the user is typically uninterested
in intermediate values not corresponding to a complete
polynomial evaluation. Thus we insert a decimation-by-
    block at the system output. For the purposes of
system modelling, this is considered to be a differentiable
nonlinear time-varying block, with unit first derivative ev-
ery       samples, and zero first derivative for the
remaining samples.
4. Results
Fig. 2(a) illustrates the change in area requirements for
implementing a sin function as the precision of the required
function increases, for a fully-folded architecture, with a
throughput of one evaluation every 8 cycles. Two plots are
shown: one is the optimum uniform word-length implemen-
tation, and one is the optimized multiple word-length im-
plementation resulting from the Right-Size tool. The latter
consistently consumes less area than the former, but only by
an average of .
By contrast, Fig. 2(b) illustrates the same plots for a sig-
nificantly unfolded architecture, i.e. one with a throughput
of one evaluation every 2 cycles. This time the difference
between the two design approaches averages .
This trend is brought out in Fig. 2(c), where area is plot-
ted against unfolding factor for a fixed precision. As the
unfolding factor increases, the two curves separate. This is
a novel observation, as usually the area is modelled as an
approximately linear function of the unfolding factor, as the
number of multipliers and adders grows linearly with un-
folding factor. This is indeed a visible trend in the uniform
word-length implementation. However the multiple word-
length area grows sub-linearly in unfolding factor. This re-
sult can be explained, as Right-Size will automatically se-
lect the necessary scaling and word-length for each signal
in order to maintain the required precision. The increasing
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Figure 2. Area required for a sin function ap-
proximated by a 7th order polynomial
specialization of the arithmetic components as the unfold-
ing factor increases, results in significantly increased scope
for optimization.
5. Conclusions
This extended abstract has illustrated the significant ef-
fect of word-length optimization on the problem of design-
ing polynomial evaluation circuits. In future we intend to
extend Right-Size to be usable on systems containing non-
differentiable nonlinearities.
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